










R18D INTEL UMA/DISCRETE SYSTEM DIAGRAM







1.05V <10,11,12,14,41>


1.5V <6,32>

3V <3,10,11,12,13,14,15,16,17,19,22,23,24,25,26,27,29,30,31,32,35,36,38>

		PROJECT : R18D Quanta Computer Inc.	
		Size Custom	Document Number Clock Gen(9LRS3197)
Date: Tuesday, February 15, 2011		Sheet 2 of 42	








	DIS	UMA
Rc	NA	4.7K
Rd	NA	0 ohm
Re	NA	0 ohm
Rf	NA	NA


Clarksville VTT=1.1V




40mile routing



Size Custom	Document Number PROCESSER 4/7(POWER2)	Rev 1A
Date: Tuesday, February 15, 2011	Sheet	6 of 42





ARRANDALE PROCESSOR (GND)

U30181

BU62
BU58
VS52
BU51
VS54
BU48
VS55
BU44
VS58
BU37
VS57
BU25
VS58
BU21
VS59
BU18
VS10
BU14
VS11
BU11
VS13
BU7
VS14
BU2
VS15
BN6
VS16
BM70
VS17
BM51
VS18
BM44
VS19
BM32
VS21
BM24
VS22
BM17
VS23
BL52
VS24
BL48
VS25
BL40
VS26
BL28
VS28
BL20
VS29
BK63
VS30
BK40
VS33
BK24
VS36
BK2
VS38
BJ9
VS37
BH70
VS38
BH67
VS39
BH55
VS41
BH47
VS42
BH24
VS43
BH20
VS44
BH15
VS45
BG51
VS46
BG38
VS47
BG29
VS48
BG30
VS49
BF13
VS50
BF8
VS51
BG70
VS52
BG65
VS53
BE3
VS54
BE1
VS55
BD57
VS56
BD53
VS57
BD50
VS58
BD46
VS59
BD42
VS60
BD39
VS61
BD14
VS62
BD71
VS63
BD62
VS64
BD57
VS65
BD53
VS66
BD46
VS67
BD42
VS68
BD39
VS69
BD7
VS70
BB1
VS71
BA70
VS72
VS73
AY71
VS74
AY65
VS75
AY62
VS76
AY59
VS77
AY55
VS78
AY48
VS79
AR42
VS80
AR39
VS81
AR35
VS82
AR33
VS83
AR30
VS84
AR28
VS85
AR26
VS86
AR24
VS87
AR21
VS88
AR19
VS89
AR17
VS90
AR15
VS91
AR14
VS92
AR11
VS93
AR4
VS94
AP70
VS95
AY41
VS96
AY37
VS97
AY35
VS98
AY33
VS99
AY30
VS100
AY28
VS101
AY26
VS102

ICARD_BGAR1P0

VS90
AY24
VS92
AY22
VS93
AY20
VS94
AY17
VS95
AY15
VS96
AY14
VS97
AY12
VS98
AY10
VS99
AY8
VS100
AW62
VS101
AW60
VS102
AW58
VS103
AW56
VS104
AW54
VS105
AW52
VS106
AW50
VS107
AW48
VS108
AW46
VS109
AW44
VS110
AW42
VS111
AW40
VS112
AW38
VS113
AW36
VS114
AW34
VS115
AW32
VS116
AW30
VS117
AW28
VS118
AW26
VS119
AW24
VS120
AW22
VS121
AW20
VS122
AW18
VS123
AW16
VS124
AW14
VS125
AW12
VS126
AW10
VS127
AW8
VS128
AW6
VS129
AW4
VS130
AW2
VS131
AT64
VS132
AT62
VS133
AT60
VS134
AT58
VS135
AT56
VS136
AT54
VS137
AT52
VS138
AT50
VS139
AT48
VS140
AT46
VS141
AT44
VS142
AT42
VS143
AT40
VS144
AT38
VS145
AT36
VS146
AT34
VS147
AT32
VS148
AT30
VS149
AT28
VS150
AT26
VS151
AT24
VS152
AT22
VS153
AT20
VS154
AT18
VS155
AT16
VS156
AT14
VS157
AT12
VS158
AT10
VS159
AT8
VS160
AT6
VS161
AT4
VS162
AT2
VS163
AN64
VS164
AN62
VS165
AN60
VS166
AN58
VS167
AN56
VS168
AN54
VS169
AN52
VS170
AN50
VS171
AN48
VS172
AN46
VS173
AN44
VS174
AN42
VS175
AN40
VS176
AN38
VS177
AN36
VS178
AN34
VS179
AN32
VS180
AN30
VS181
AN28
VS182
AN26
VS183
AN24
VS184
AN22
VS185
AN20
VS186
AN18
VS187
AN16
VS188
AN14
VS189
AN12
VS190
AN10
VS191
AN8
VS192
AN6
VS193
AN4
VS194
AN2
VS195
BN71
VS196
BN69
VS197
BN67
VS198
BN65
VS199
BN63
VS200
BN61
VS201
BN59
VS202
BN57
VS203
BN55
VS204
BN53
VS205
BN51
VS206
BN49
VS207
BN47
VS208
BN45
VS209
BN43
VS210
BN41
VS211
BN39
VS212
BN37
VS213
BN35
VS214
BN33
VS215
BN31
VS216
BN29
VS217
BN27
VS218
BN25
VS219
BN23
VS220
BN21

VSS

U3018J

AH53
VS202
AH51
VS203
AH48
VS204
AH45
VS205
AH44
VS206
AH42
VS207
AH40
VS208
AH38
VS209
AH36
VS210
AH34
VS211
AH32
VS212
AH30
VS213
AH28
VS214
AH26
VS215
AH24
VS216
AH22
VS217
AH20
VS218
AH18
VS219
AH16
VS220
AH14
VS221
AH12
VS222
AH10
VS223
AH8
VS224
AG9
VS225
AG7
VS226
AF69
VS227
AF67
VS228
AF65
VS229
AF63
VS230
AE70
VS231
AE68
VS232
AE66
VS233
AE64
VS234
AE62
VS235
AD50
VS236
AD48
VS237
AD46
VS238
AD44
VS239
AC67
VS240
AC65
VS241
AC63
VS242
AC5
VS243
AC3
VS244
AB70
VS245
AB68
VS246
AB66
VS247
AB64
VS248
AB62
VS249
AB60
VS250
AB58
VS251
AB56
VS252
AB54
VS253
AB52
VS254
AB50
VS255
AB48
VS256
AB46
VS257
AB44
VS258
AB42
VS259
AB40
VS260
AB38
VS261
AB36
VS262
AB34
VS263
AB32
VS264
AB30
VS265
AB28
VS266
AA66
VS267
AA64
VS268
AA62
VS269
AA60
VS270
AA57
VS271
AA55
VS272
AA53
VS273
AA51
VS274
AA49
VS275
AA47
VS276
AA45
VS277
AA43
VS278
AA41
VS279
AA39
VS280
AA37
VS281
AA35
VS282
AA33
VS283
AA31
VS284
AA29
VS285
AA27
VS286
AA25
VS287
F20
VS288
F18
VS289
E37
VS290
E35
VS291
E33
VS292
E31
VS293
E29
VS294
E27
VS295
E25
VS296
E23
VS297
E21
VS298
E19
VS299
E17
VS300
E15
VS301
E13
VS302
E11
VS303
E9
VS304
E7
VS305
E5
VS306
E3
VS307
E1

ICARD_BGAR1P0

A40
VS401
VS402
VS403
VS404
VS405
VS406
VS407
VS408
VS409
VS410
VS411
VS412
VS413
VS414
VS415
VS416
VS417
VS418
VS419
VS420
VS421
VS422
VS423
VS424
VS425
VS426
VS427
VS428
VS429
VS430
VS431
VS432
VS433
VS434
VS435
VS436
VS437
VS438
VS439
VS440
VS441
VS442
VS443
VS444
VS445
VS446
VS447
VS448
VS449
VS450
VS451
VS452
VS453
VS454
VS455
VS456
VS457
VS458
VS459
VS460
VS461
VS462
VS463
VS464
VS465
VS466
VS467
VS468
VS469
VS470
VS471
VS472
VS473
VS474
VS475
VS476
VS477
VS478
VS479
VS480
VS481
VS482
VS483
VS484
VS485
VS486
VS487
VS488
VS489
VS490
VS491
VS492
VS493
VS494
VS495
VS496
VS497
VS498
VS499
VS500
VS501
VS502
VS503
VS504
VS505
VS506
VS507
VS508
VS509
VS510
VS511
VS512
VS513
VS514
VS515
VS516
VS517
VS518
VS519
VS520
VS521
VS522
VS523
VS524
VS525
VS526
VS527
VS528
VS529
VS530
VS531
VS532
VS533
VS534
VS535
VS536
VS537
VS538
VS539
VS540
VS541
VS542
VS543
VS544
VS545
VS546
VS547
VS548
VS549
VS550
VS551
VS552
VS553
VS554
VS555
VS556
VS557
VS558
VS559
VS560
VS561
VS562
VS563
VS564
VS565
VS566
VS567
VS568
VS569
VS570
VS571
VS572
VS573
VS574
VS575
VS576
VS577
VS578
VS579
VS580
VS581
VS582
VS583
VS584
VS585
VS586
VS587
VS588
VS589
VS590
VS591
VS592
VS593
VS594
VS595
VS596
VS597
VS598
VS599
VS600
VS601
VS602
VS603
VS604
VS605
VS606
VS607
VS608
VS609
VS610
VS611
VS612
VS613
VS614
VS615
VS616
VS617
VS618
VS619
VS620
VS621
VS622
VS623
VS624
VS625
VS626
VS627
VS628
VS629
VS630
VS631
VS632
VS633
VS634
VS635
VS636
VS637
VS638
VS639
VS640
VS641
VS642
VS643
VS644
VS645
VS646
VS647
VS648
VS649
VS650
VS651
VS652
VS653
VS654
VS655
VS656
VS657
VS658
VS659
VS660
VS661
VS662
VS663
VS664
VS665
VS666
VS667
VS668
VS669
VS670
VS671
VS672
VS673
VS674
VS675
VS676
VS677
VS678
VS679
VS680
VS681
VS682
VS683
VS684
VS685
VS686
VS687
VS688
VS689
VS690
VS691
VS692
VS693
VS694
VS695
VS696
VS697
VS698
VS699
VS700
VS701
VS702
VS703
VS704
VS705
VS706
VS707
VS708
VS709
VS710
VS711
VS712
VS713
VS714
VS715
VS716
VS717
VS718
VS719
VS720
VS721
VS722
VS723
VS724
VS725
VS726
VS727
VS728
VS729
VS730
VS731
VS732
VS733
VS734
VS735
VS736
VS737
VS738
VS739
VS740
VS741
VS742
VS743
VS744
VS745
VS746
VS747
VS748
VS749
VS750
VS751
VS752
VS753
VS754
VS755
VS756
VS757
VS758
VS759
VS760
VS761
VS762
VS763
VS764
VS765
VS766
VS767
VS768
VS769
VS770
VS771
VS772
VS773
VS774
VS775
VS776
VS777
VS778
VS779
VS780
VS781
VS782
VS783
VS784
VS785
VS786
VS787
VS788
VS789
VS790
VS791
VS792
VS793
VS794
VS795
VS796
VS797
VS798
VS799
VS800
VS801
VS802
VS803
VS804
VS805
VS806
VS807
VS808
VS809
VS810
VS811
VS812
VS813
VS814
VS815
VS816
VS817
VS818
VS819
VS820
VS821
VS822
VS823
VS824
VS825
VS826
VS827
VS828
VS829
VS830
VS831
VS832
VS833
VS834
VS835
VS836
VS837
VS838
VS839
VS840
VS841
VS842
VS843
VS844
VS845
VS846
VS847
VS848
VS849
VS850
VS851
VS852
VS853
VS854
VS855
VS856
VS857
VS858
VS859
VS860
VS861
VS862
VS863
VS864
VS865
VS866
VS867
VS868
VS869
VS870
VS871
VS872
VS873
VS874
VS875
VS876
VS877
VS878
VS879
VS880
VS881
VS882
VS883
VS884
VS885
VS886
VS887
VS888
VS889
VS890
VS891
VS892
VS893
VS894
VS895
VS896
VS897
VS898
VS899
VS900
VS901
VS902
VS903
VS904
VS905
VS906
VS907
VS908
VS909
VS910
VS911
VS912
VS913
VS914
VS915
VS916
VS917
VS918
VS919
VS920
VS921
VS922
VS923
VS924
VS925
VS926
VS927
VS928
VS929
VS930
VS931
VS932
VS933
VS934
VS935
VS936
VS937
VS938
VS939
VS940
VS941
VS942
VS943
VS944
VS945
VS946
VS947
VS948
VS949
VS950
VS951
VS952
VS953
VS954
VS955
VS956
VS957
VS958
VS959
VS960
VS961
VS962
VS963
VS964
VS965
VS966
VS967
VS968
VS969
VS970
VS971
VS972
VS973
VS974
VS975
VS976
VS977
VS978
VS979
VS980
VS981
VS982
VS983
VS984
VS985
VS986
VS987
VS988
VS989
VS990
VS991
VS992
VS993
VS994
VS995
VS996
VS997
VS998
VS999
VS1000

VSS




PROJECT : R18D
Quanta Computer Inc.

Size	Document Number	Rev
Custom	PROCESSOR 717(GND)	1A
Date: Thursday, January 13, 2011	Sheet	9 of 42


INTVDDEN - Integrated BUS 1.1V VDD Enable
High - Enable Internal VDD

IBEX PEAK-M (HDA,JTAG,SATA)




UMA CRT,LVDS&HDMI signals



IBEX PEAK-M (LVDS,DDI)



IBEX PEAK-M (PCI-E,SMBUS,CLK)






U24E
H40 AD0 Ibex-M



IBEX PEAK-M (GPIO,VSS_NCTF,RSVD)

IBEX PEAK-M (GND)



13



R12 MB P/N	ID0	ID1	ID2	ID3	ID4	ID5
UMA						
31R12MB0000 (PIM)	0	0	0	0	0	0
31R12MB0000 (PDT)	0	0	0	0	0	0
Seymour XT						
31R12MB0020 (PIM)	1	0	0	0	0	0
31R12MB0030 (PDT)	1	0	0	0	0	0
Samsung 512						
31R12MB0040 (PIM)	1	0	0	0	0	0
31R12MB0070 (PDT)	1	0	0	0	0	0
Hynix 1G						
31R12MB0060 (PIM)	1	0	0	0	0	0
31R12MB0090 (PDT)	1	0	0	0	0	0
Samsung 1G						
31R12MB0080 (PIM)	1	0	0	0	0	0
31R12MB0090 (PDT)	1	0	0	0	0	0

Board ID	ID0 GPIO24	ID1 GPIO45	ID2 GPIO57	ID3 GPIO34	ID4 GPIO35	ID5 GPIO38
UMA	0=UMA 1=DIS					
UMA/DIS		1=1 0=1.0				
1.1/1.0			0=No 1=Yes			
Reserve				0=No 1=Yes		
Reserve					0=No 1=Yes	
Reserve						0=No 1=Yes



BOARD_ID1設定HIGH代表Rockey 1.1



PROJECT : R18D
Quanta Computer Inc.


Size Custom Document Number PCH 415 (GPIO & Strap) Rev 1A

Date: Tuesday, February 15, 2011 Sheet 13 of 42




PROJECT : R18D
Quanta Computer Inc.

Size Custom	Document Number PCH 5/5 (POWER)	Rev 1A
Date: Tuesday, February 15, 2011	Sheet 14 of 42	













Optimus:
All unstuff , one Cap stuff 10K ohm





Optimus:
All unstuff , one Cap stuff 10K ohm



Optimus:
All unstuff , one Cap stuff 10K ohm



Optimus:
All unstuff , one Cap stuff 10K ohm





<2.3.10.11.12.13.14.15.16.17.22.23.24.25.26.27.29.30.31.32.35.36.38>
+3V
+17.20.36> +3V_GFX
<17.18.36> +1.05V_GFX




PROJECT : R18D
Quanta Computer Inc.

Doc	Doc Number	Rev
Custom	M11M-GE2(DISPLAY)	1A
Date:	Tuesday, February 15, 2011	Sheet 19 of 42



N12P-GV -> 0x17F
N12M-GE -> 0xA7A 1010 -> PU15K

Logical Strap Bit Mapping		
	PU-VDD	PD
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111



	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SO	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE
ROM_SCLK	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM
ROM_SI	RAMCFG[4]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]
STRAP3	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
STRAP4	RESERVED	RESERVED	PCIE_MAX_SPEED	DP_PLL_VDD33V


RAMCFG [3:0]	DESCRIPTION	Vendor	Vendor P/N	ROM_SI (Ra)
0000	Reserved	Reserved	Reserved	PD 15K
0010	DDR3 64Mx16x8, 128bit, 1GB, 800MHz	Hynix		PD 20K
0011	DDR3 64Mx16x8, 128bit, 1GB, 800MHz	Samsung		PD 35K
0110	DDR3 128Mx16x4, 128bit, 1GB, 800MHz	Hynix		PD 45K
0111	DDR3 128Mx16x4, 128bit, 1GB, 800MHz	Samsung		PD 45K
XXXX				
XXXX				

GPIO ASSIGNMENTS




GPIO	I/O	ACTIVE	USAGE
0	N/A	N/A	
1	IN	N/A	Hot plug detect for IFP link C
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NVDD VID0
6	OUT	N/A	NVDD VID1
7	OUT	N/A	NVDD VID2
8	I/O	LOW	OVERT
9	I/O	LOW	ALERT
10	OUT	N/A	Memory VREF SELECT
11	I/O	N/A	SLI SYNC0
12	IN	N/A	PWR_LEVEL
13	OUT	N/A	THERM_LOAD_STEP_DOWN
14	OUT	N/A	THERM_LOAD_STEP_UP

PROJECT : R18D
Quanta Computer Inc.

Size	Document Number	Rev
Custom	N12P-GV(GPIO/STRAPS)	1A
Date: Tuesday, February 15, 2011	Sheet 26	of 42








Signals		PDT	PIM	CHR
PC1	Ra	4.7K	4.7K	NC
HDMI_CFG0	Rb	NC	NC	NC
HDMI_CFG1	Rc	4.7K	NC	NC
REXT	Rd	499	4.7K	1.2K
PC1	Re	NC	NC	4.7K
HDMI_OE#	Rf	NC	NC	4.7K
PC0	Rg	4.7K	4.7K	4.7K



Vender	Part	Part Number	Part Description
PDT	PS8101	AL008101000	IC OTHER(48P) PS8101QFN48GTR(QFN)
PIM	PI3VDP411LSRZBE	ALP411LS004	IC OTHER(48P) PI3VDP411LSRZBE(TQFN)
CHR	CH7318C	AL007318002	IC OTHER(48P) CH7318C-BF-TR(QFN)


9/16 : PIM: need use ALP411LS000 or ALP411LS004 for capella
CHR : need Na R1182, add R1027 for capella

EQUALIZATION SETTING
 PC1:PC0=0:0 8dB
 PC1:PC0=0:1 4dB Recommended
 PC1:PC0=1:0 12dB
 PC1:PC0=1:1 0dB
SCLZ/SDAZ Low-level input/output Voltage
 CFG1:CFG0=0:0 VIL<0.4V VOL=0.6V (Default)
 CFG1:CFG0=0:1 VIL<0.36V VOL=0.55V
 CFG1:CFG0=1:0 VIL<0.44V VOL=0.65V
 CFG1:CFG0=1:1 VIL<0.36V VOL=0.6V




PROJECT : R18D			
Quanta Computer Inc.			
Size	Document Number	Sheet	Rev
Custom	HDMI CONN	29	1A
Date: Tuesday, February 15, 2011			


CRT PORT



HOLE



CPU





VGA





PROJECT : R18D
Quanta Computer Inc.

Size Custom	Document Number CRT,Hole	Rev 1A
Date: Tuesday, February 15, 2011		Sheet 24 of 42



CPU FAN




SATA HDD CONNECTOR




SATA ODD CONNECTOR




follow INTEL DG change eject PU to +3V.





High : ODD power down
Low : ODD power on




		PROJECT : R18D	
		Quanta Computer Inc.	
Size	Custom	Document Number	HDD/ODD/FAN
Date:	Tuesday, February 15, 2011	Sheet	25 of 42
		Rev	1A








The diagram illustrates the power supply circuit for the Realtek 825S1. A +1.05V_LAN input is connected to a network of capacitors (C598, C567, C255, C580, C576) and ground. The capacitors are labeled with their values: C598 (0.1u/10V_4), C567 (0.1u/10V_4), C255 (0.1u/10V_4), C580 (1u/6.3V_4), and C576 (0.1u/10V_4). The circuit is divided into two main sections: VDD10 near pins 13, 29, 45. and EVDD10 near pins 21.. A red oval highlights the network of capacitors connected to the LAN input.



FOR EMI



Size Custom	Document Number RTL8165EH	Rev 1A
Date: Tuesday, February 15, 2011	Sheet 29 of 42	

[illegible]

LED8 conn

DPCORF082
R815-0401-4P1-SMT

1
2
3
4

1. +3V
2. SATA_LED#
3. PWR_LED#
4. GND

8/25 SI for HW.

change to +3VSUS
close conn

+3VSUS ○ R188 4.7K 4 TPCLK
R189 4.7K 4 TPDATA

PV EMI change to CH21006KB16

C407 10P50V 4 TP L
L35 BLM18BA470SN-D0-3A 6 TPCLK-I
C395 10P50V 4 L34 BLM18BA470SN-D0-3A 6 TPDATA-I

TP L TP R CNS 6 5 4 3 2 1

TOUCH PAD CONN DFFC06MR001
+3VSUS ○ 25 mils C386 0.1U/10V 4 88513-0401-4P-L-SMT

To TOUCH PAD SW board

<31> TPLED# TP L TP R TP L CNS 1 2 3 4
S0503-0040N-001
DFFC06MR002
88513-0401-4P-L-SMT



PROJECT : R18D
Quanta Computer Inc.


Size Custom	Document Number LED/KB/SW/TP	Rev 1A
Date Tuesday, February 15, 2011	Sheet 30 of 42	

8/25 SI for H/W.

WLAN

32






PROJECT : R18D
Quanta Computer Inc.



Rev	Document Number	Rev
1.0	+5V/+3V (R18206B)	1.0
Date: Wednesday, February 16, 2011	Sheet: 33 of 42	


Connect to input caps




PROJECT : R18D
Quanta Computer Inc.

Size Custom	Document Number CPU Core (ADP3212)	Rev 1A
Date: Wednesday, February 16, 2011 Sheet 36 of 42		







R12 SI for prevent interference



R12 SI for prevent interference




R12 SI for prevent interference





PROJECT : R18D
Quanta Computer Inc.

Rev	Document Number	Rev
1A	Dis-charge IC (G5834)	1A
Date: Wednesday, February 18, 2011	Sheet 38 of 42	

R12 SI:
M/E modify.







 PROJECT : R18D Quanta Computer Inc.		
Set Custom	Document Number +1.05V (RT8228A)	Rev 1A
Date: Wednesday, February 16, 2011 Sheet 41 of 42		

-->Pre SI
Page 19
1.Delete L5005, C5096,C5097,C5098,C5099,CS100 and connect +SP_PLLVDD to +NV_PLLVDD
2.L5004 change to bead 220ohm (ESR=0.5) 0603.
3.C5085 change to 22uF_0805
Page 11
1.delete Q35.

Page 17
1.delete L5000 and C5074.
2.connect +3V GFX to GPU ball A09 with a 0.1uF cap C5075.
3.New add R5060 for test
4.L5001 change to bead 120ohm@100MHz (ESR=0.18ohm) 0603.
5.C5073 should be 4.7uF X7R 0805.
6.C5072 should be 1uF X7R 0603.
7.C5071 should be 0.1uF X7R 0402.
8.PCIE change to PEX_TX0-7 and PEX_EX0-7 on GPU side for X8 lane configuration
9.unstuff R5009 and R5008 Q5002 stuff for test
9.delete L5002 for Widai recommend
Page 18
1.L5003 change to bead 30ohm (ESR=0.01) 0603.
2.C5085 change to 1uF_X7R_0603
3.Delete C5084.

Page 21
1.R5096 and R5103 change to 162ohm_1%.
Page 31

1.New add R5105 and R5106 2.2K pull up resistors to +3V for GPUT_CLK and GPUT_DATA on EC side.
2.Delete D20,Q25,D19,R500.
Page 20
1.delete R5081,R5082,R5082.
2.New add R5085 and R5086 10K pull down resistors to GFX_CORE_CNTRL0 and GFX_CORE_CNTRL1
3.Change R5047 to 5K pull up for ROW_SCLK
4.Change R5080 to 10K for JTAG_TRST# pull down.
5.R5084 can be no stuff for JTAG_TCK
6.New add Q5010 for AC/Batt# function.
7.New add Q5011.



PROJECT : R18D
Quanta Computer Inc.

Doc C	Document Number Change list	Rev 2A
Date: Wednesday, February 16 2011 1 Sheet 42 of 42		